# REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathening and maintaining the data needed, and completing and reviewing this collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently

valid OMB control number. PLEASE DO NOT RETURN YO		
1. REPORT DATE (DD-MM-YYYY)	2. REPORT TYPE	3. DATES COVERED (From - To)
8/25/08	Final Technical and Phase 1 REPORT	9/15/07 - 6/14/08
4. TITLE AND SUBTITLE		5a. CONTRACT NUMBER
STTR Phase I - Hybrid CMOS,	Nanodevice Integrated Circuits -	FA9550-07-C-0125
		5b. GRANT NUMBER
Design and Fabrication		
bebign and rabitederon		5c. PROGRAM ELEMENT NUMBER
6. AUTHOR(S)		5d. PROJECT NUMBER
Douglas Resnick & Konstantin Likhare		od, i kodeo i kombek
Douglas Resilier & Rollstalltill Elkhare	•	5e. TASK NUMBER
		Se. TASK NUMBER
		5f. WORK UNIT NUMBER
		SI. WORK UNIT NUMBER
7. 00000011110 000 41117471011 1144101	AND ADDRESS (FO)	A DEDECOMBLO ADDAMIZATION DEDOCT
7. PERFORMING ORGANIZATION NAME(S	) AND ADDRESS(ES)	8. PERFORMING ORGANIZATION REPORT NUMBER
Molecular Imprints, Inc.	The Research Foundation of SUNY	1
1807C W. Braker La #100	Office of Sponsored Programs	
Austin, TX 78758	Stony Brook University	
	Stony Brook, NY 11794-3362	
	•	
9. SPONSORING / MONITORING AGENCY	NAME(S) AND ADDRESS(ES)	10. SPONSOR/MONITOR'S ACRONYM(S)
USAF AFRL	DCMA TEXAS	10. SI SISSISINGINI OK S ACKONTINGS)
	CCH 600 NORTH PEARL STREET	
		44 CRONCOR/MONITORIS DEPORT
875 N RANDOLPH ST. RM 3112	DALLAS, TX 75201-2843	11. SPONSOR/MONITOR'S REPORT
ARLINGTON VA 22203		NUMBER(S)
		ATRLSRARTR-08-056
12. DISTRIBUTION / AVAILABILITY STATE	MENT	

Approved for public release; distribution unlimited

#### 13. SUPPLEMENTARY NOTES

#### 14. ABSTRACT

A promising method for advanced circuitry is the development of hybrid CMOS/nanodevice integrated circuits. This approach combines a semiconductor transistor system with a nanowire crossbar, with simple two-terminal nanodevices self-assembled at each crosspoint.

Such a circuit would combine a level of advanced CMOS fabricated by the usual lithographic patterning, and a nanowire crossbar fabricated by an advanced patterning technique, such as Step and Flash Imprint Lithography, a type of ultra violet-based nanoimprinting technology.

In this work two distinct arrears were addressed. 32nm dense feature printing, and fabrication and testing of an example crosspoint device. 32nm lines were defined using state of the art variable shape beam pattern generators. Feature fidelity was demonstrated for a variety of different patterns. Reproducibility of two-terminal crosspoint devices was tested using inexpensive metal-oxide-metal (M-Ox-M) junctions.

#### 15. SUBJECT TERMS

16. SECURITY CLAS	SIFICATION OF:		17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON DOUGLAS RESNICK
a. REPORT	b. ABSTRACT	c. THIS PAGE		20	19b. TELEPHONE NUMBER (include area code) 512-339-7760 X332

# Hybrid CMOS/Nanodevice Integrated Circuits Design and Fabrication

Final Report for STTR Grant

Grant No.: FA9550-07-C-0125

PI: Molecular Imprints, Inc.

Subcontractor: SBU

20081104479

# **Table of Contents**

Table of Contents
Introduction4
New Approach4
Proposed Work Plan5
Phase I Work Plan6
Molecular Imprints: 32nm Template Development
Experimental Details
Results: Full field template fabrication
Full Field imprinting
32nm template fabrication
32nm template fabrication
SBU Device design, fabrication and test
Bistable device fabrication and test
Interface development
References
Personnel
Publications20

# Introduction

Bulk silicon MOSFETs [1-4] are extremely versatile electron devices combining a (relatively) easy fabrication with very high performance in a broad variety of logic and memory circuits. Moreover, the devices are scalable to deep-submicron range. This powerful combination has allowed the bulk MOSFET devices to serve as the work horse of the leading electronic technology, CMOS, for more than 30 years. However, as the bulk MOSFETs enter the sub-100-nm range, their further scaling runs into several problems, including short-channel effects and gate oxide leakage. Despite the recent experimental demonstrations of several bulk transistors with gate length below 20 nm [5-6], performance of these prototypes is far from perfect.

There is a growing consensus that continued high performance (good saturation at high ON current and high ON/OFF ratio) below 20 nm will require the use of advanced FETs, primarily double-gate MOSFETs with thin, undoped silicon-on-insulator (SOI) channel connecting highly doped source and drain. The main reasons in favor of this choice are as follows:

- Such devices are a close approximation to what may be called the ultimate MOSFET, because two gates allow a very effective control of the electrostatic potential of the channel, and hence the carrier transport.
- Although the fabrication of double-gate transistors is certainly more complex than that of the usual bulk MOSFETs, they have already been implemented in various geometrical versions, including planar [7], n-type [8] and vertical [9] geometries.

The theoretical predictions seem to indicate that physics allows FET channel length to be scaled down below 10nm, still enabling the performance necessary for operation of logic and memory circuits. However, these results also indicate that extremely tight control of the device dimensions be required, leading to a rapid increase of fabrication cost facilities that may reach the point of diminishing economic returns. As a result, the Si-MOSFET-based exponential Moore's Law progress may stop at  $L \sim 10$  nm, i.e., long before fundamental physical limits have been reached.

# New Approach

A more promising way to proceed is the development of hybrid CMOS/nanodevice integrated circuits [10-12]. Such circuit combines a semiconductor transistors system with a nanowire crossbar, with simple two-terminal nanodevices self-assembled at each crosspoint. The basic architecture and functionality is depicted below.

Such a circuit would combine a level of advanced CMOS fabricated by the usual lithographic patterning, and a nanowire crossbar (Fig. la) fabricated by an advanced patterning technique, such as Step and Flash Imprint Lithography [13], a type of ultra violet-based nanoimprinting technology. Step and Flash Imprint Lithography, or S-FIL<sup>TM</sup> has already demonstrated an ability to print features as small as 20 nm [14]. UV imprint lithography has resolved features as small as 2.4 nm.

The crossbar wires are connected, at each crosspoint, by simple, similar, two-terminal devices with the functionality of programmable diodes (Fig. 1b). The dc I-V curve of such device has two branches corresponding to its two possible internal states. In the low-resistive state 1, the nanodevice is essentially a diode, while in the opposite state 0 the crosspoint current is very small. In order to switch the device from state 0 to state 1, the two nanowires leading to the device are fed by voltages  $\pm V_{\text{WRITE}}$ , with  $V_{\text{WRITE}}$  <  $V_{+}$  <  $2V_{\text{WRITE}}$ . (The right inequality ensures that this operation does not disturb the state of "semi-selected" devices contacting just one of the biased nanowires.) The opposite switching is performed similarly using the reciprocal switching with threshold  $V_{-}$  (Fig. 1b).




Fig. 1. (a) Crossbar array structure, and (b) *I-V* curve of a crosspoint nanodevice (schematically).

# Proposed Work Plan

The proposed research is an inter-disciplinary effort that brings together the expertise in nanofabrication at Molecular Imprints, Inc., and hybrid circuit design expertise at SUNY, Stony Brook. Device architectures that are specifically suited for ease of integration of the nanowire cross-bars with their CMOS counterparts are studied. Also, these devices are designed to be tolerant to defects and alignment errors during the integration of nano-wires with CMOS. A novel nanofabrication process that includes imprint lithography in conjunction with a reverse tone etch process is proposed. This process allows for fabrication of nanowires over pre-existing topography. This is critical in fabricating fault-tolerant interconnections between the nanowire cross-bars and the underlying CMOS circuitry.

There are two aspects of S-FIL technology, that when combined, provide a novel fabrication scheme that is particularly suited for CMOL nano-wire fabrication and integration with CMOS: (i) Ability to print over topography using a reverse tone etch process known as S-FIL/R; and (ii) The ability to use the drop dispense technique to compensate for pattern density variations inherent in CMOS type designs. In particular, the via architecture that is suggested for CMOL integration in Figure 5 will require non-uniform material distribution to allow effective planarization over the topography and for high-throughput lithography [15].

The key to the formation of the hybrid device is the marriage of the traditional CMOS circuit to the nanowire crossbar array depicted in Figure 1a. The most practical interface proposed thus far, CMOL

[12] provides a network of conically shaped pins across the surface of the chip, at pitches commensurate with the CMOS subsystem. The conical shape provides a nanoscale dimension at the tip surface, thereby enabling contact to the crossbar array. A dielectric sidewall prevents shorting to the adjacent wires. A cross sectional view and a top-down view are provided in Figure 2.




Fig. 2 The low-level structure of the generic CMOL circuit: (a) a schematic side view (cross-section along the AA line shown in panel b) and (b) a top view. For clarity, the last panel shows only two adjacent crosspoint devices which may be addressed via pin pairs  $\{1, 2\}$  and  $\{1, 2'\}$ . The figure shows that the CMOS system has a unique access to each nanowire (and hence to each nanodevice) if the nanowire crossbar is rotated relative the interface pin array by a specific angle  $\alpha = \arctan(1/r) = \arcsin(F_{\text{nano}}/\beta F_{\text{CMOS}}) << 1$ . Here r is an integer, and  $\beta$  is the distance between the adjacent pins (leading to the same crossbar level), expressed in terms of the CMOS pitch  $2F_{\text{CMOS}}$ .

# Phase I Technical Objectives

In order to address problems presented above, the following plan was put in place for Phase 1:

Demonstrate the formation of high density metal nanowires over a CMOL-like topography, using Step and Flash Imprint Lithography.

Several objectives need to be met in order to achieve the Phase I target:

1. Prepare test wafers with features of comparable density to the CMOL interface level with a feature height

Steps in this phase of the program would include:

- a. Design of the CMOL-like level
- b. Choice of pillar material
- c. Choice of where to fabricate the test wafers
- d. Fabrication of the test wafers

# 2. Develop a test template with a 32nm half pitch array of lines

Templates with 32nm features typically require the use of high resolution Gaussian beam electron beam writers. These tools are available through National Laboratories as well as select Commercial Mask Shops, such as Dai Nippon Printing and Hoya. A possible design would be the formation of an array of 63 nanowires at a half pitch of 32nm.

3. Develop the transfer layer and imprint layer stack necessary for defining the hardmask to be used for defining the metal nanowires.

The transfer layer properties must be compatible with both the underlying substrate and the imprint monomer. The material choice is dictated by material adhesion and cohesion, as well as whether a subtractive or lift-off process is required for metallization.

4. Develop the planarization and dry develop process and settle on either a subtractive or lift-off process.

Once the material stack is set, the etch process must be established. Steps include the Silspin coat, Silspin etch-back, and dry develop. The dry develop step will be sensitive to whether a subtractive or lift-off process is required. In the case of a subtractive etch, the dry develop must be very anisotropic, so as to minimize any CD bias. In the case of a lift-off process, the dry develop must allow for enough undercut to allow for a successful metal deposition, while avoiding contact with the adjacent feature.

5. Apply the newly fabricated template to the test wafers prepared in step 1, and form the metal nanowires across the CMOL-like surface.

In this step, the template is used to imprint the nanowire stack on the CMOL test wafers. The objective is to pattern transfer metal nanowires over the existing topography on the CMOL test wafers.

#### 6. Verify that the metal lines are intact

To insure that the objectives are met, it will be necessary to inspect the finished wafers. Optical inspection will not be sufficient, since the 32nm half pitch lines will be too small to verify under a conventional microscope. High magnification scanning electron microscopy will be employed to verify that the array of lines are intact. Both top down and cross sectioned images will be taken of the final patterns.

A milestone chart that summarizes the work described above is shown below:

Task	Q1	Q2	Q3	Q4
1. Prepare CMOL test Wafers				
a. Design of the CMOL-like level	Х			
b. Choice of pillar material	Х			
c. Choice of where to fabricate the	х			
test wafers				
d. Fabrication of the test wafers		x		
2. 32nm Half Pitch Template				
e. Template design	х			
f. Choice of fabrication facility	х			
g. Resist optimization	х	X		
h. Fine Feature definition		X		
i. Dice and polish to form final template		х		
3. Transfer layer stack development				
j. Identification of material stack to be used on the wafer	X			
k. Choice of imprint material and transfer layer		х		
Imprint and transfer layer     thickness optimization		х		
m. Imprint and transfer layer imprint demonstration	· · · · · · · · · · · · · · · · · · ·		х	
4. S-FIL/R process development				
n. Choice of Silspin material		х		
o. Dry develop optimization			Х	
p. Development of either a metal			х	
etch or a lift-off process				
5. CMOL integration demonstration				-
q. CMOL wafer preparation			Х	
r. Metal and transfer layer deposition			X	
s. Imprinting with the 32nm half pitch template				х
t. S-FIL/R patter transfer process				x
u. Metal etch				X
v. Resist Strip				X
6. Measurement Verification				
w. SEM				х
x. CD				х

# Demonstration of patterned 32nm half pitch lines over topography – Molecular Imprints

The original intent of the work to be done by Molecular Imprints consisted of the following steps:

- 1. Prepare test wafers with features of comparable density to the CMOL interface level with a feature height
- 2. Develop a test template with a 32nm half pitch array of lines
- 3. Develop the transfer layer and imprint layer stack necessary for defining the hardmask to be used for defining the metal nanowires.
- 4. Develop the planarization and dry develop process and settle on either a subtractive or lift-off process.
- 5. Apply the newly fabricated template to the test wafers prepared in step 1, and form the metal nanowires across the CMOL-like surface.
- 6. Verify that the metal lines are intact

Although this work was not completed, an alternative method for fabricating the test template was explored. Originally, it was anticipated that low throughput Gaussian beam (GB) pattern generators would be required to pattern the templates. Although these systems have sufficient resolution at 32nm, they are not considered production worthy for several reasons:

- a. The GB systems are slow and exposure times are not suited for full field patterns
- b. Image placement of the patterns is marginal
- c. The systems are not designed for production, and are therefore more likely to add defects during the writing process.

For device manufacturing, one of the major technical challenges remains the fabrication of full-field 1X templates with commercially viable write times. Recent progress in the writing of sub-40 nm patterns using commercial variable shape e-beam VSB tools and non-chemically amplified resists has demonstrated a very promising route to realizing these objectives, and in doing so, has considerably strengthened imprint lithography as a competitive manufacturing technology for the sub 32 nm node. In this report the first imprinting results from sub-40 nm full-field patterns, using a flash memory production device design. The fabrication of the template is described and the resulting critical dimension (CD) control and uniformity are reported, along with image placement results. The imprinting results are also described in terms of CD uniformity, and linewidth roughness (LWR). Finally a follow-up experiment was run to understand whether the process could be extended down to half pitches as small as 32 nm.

#### 1. Experimental Details

To generate the template, patterns were exposed using 50 keV variable shaped beam pattern generators. ZEP520A resist was chosen as the positive imaging resist. After development, the chromium and fused silica were etched using  $C_b/O_2$  and fluorine-based chemistry, respectively. Mesa lithography and a mesa etch process, followed by a dice and polish step were employed to create a finished 65 mm x 65 mm template. [16]

The pattern chosen for full field evaluation was a 38 nm half pitch NAND Flash gate layer. The patterned area consisted of repeating core, a repeating periphery and non-repeating test chips. The approximate device size was 18 mm x 30 mm. Key elements of the repeating core are the dense 38 nm lines and the transition regions to larger pitches at right angles to the primary pattern. This is best illustrated in the lower right hand corner of Figure 3. Write time of the imprint mask was approximately 10 hours.




Figure 3. Key elements of gate layer, including the dense 38 nm lines and the transition regions to larger pitches at right angles to the primary pattern.

Imprinting of the template pattern was performed by using a Molecular Imprints Imprio 250 imprint tool. A Drop-On-Demand method was employed to dispense the photo-polymerizable acrylate based imprint solution in field locations across a 300 mm silicon wafer. The template was then lowered into liquid-contact with the substrate, displacing the solution and filling the imprint field. UV irradiation through the backside of the template cured the acrylate monomer. The process was then repeated to completely populate the substrate. Details of the imprint process have previously been reported [17].

CD and LWR measurements were performed two different ways. In the first case, high resolution SEM images were taken with a JEOL JSM-6340F field emission cold cathode SEM equipped with a tungsten emitter. The accelerating voltage can be varied from 0.5 to 30 kV. The system has intrinsic 1.2 nm resolution capability at 15 kV accelerating voltage, and 2.5 nm at 1 kV. Critical dimension (CD), linewidth roughness, and line edge roughness (LER) data were then extracted offline using the SIMAGIS® automated image metrology software suite from Smart Imaging Technologies [18]. For the analysis of within wafer uniformity and wafer-to-wafer uniformity, an AMAT NanoSEM was used to collect information on CD, LWR and LER. The beam accelerating voltage was 500V. The length of a line scan was 1  $\mu$ m, and 512 scans were performed.

#### 2. Results

#### a. Full Field Template Fabrication and Characterization

The template was written using a high resolution ZEP520A resist process. A multipass writing strategy was employed to compensate for the low resist sensitivity. It is important to note that the write times were still reasonable ( $\sim 10$  hours) when compared with a 4X photomask counterpart. This an expected result, due primarily to the reduced writing area and no requirement for optical proximity correction (OPC). Previously published results on two different 32 nm patterns have demonstrated a reduction in write time (relative to a 4X photomask) of 1.2x to 3x [19].

A brief analysis of the template was done after the fused silica etch, but before the chromium was stripped. Pattern fidelity is illustrated in Figure 4. The 38 nm half pitch lines are well resolved. The spaces measure 33.1 nm and the  $3\sigma$  variation for five locations was 2.2 nm. The linewidth roughness measurements on the template ranged from 3.9 nm to 5.1 nm,  $3\sigma$ . It should also be noted that, although no pattern optimization was done in the non-repeating test areas, several of the test patterns were resolved below 38 nm.




Figure 4. A template images of the primary pattern of the 38 nm NAND Flash Gate layer. The 38 nm half pitch lines are well resolved and the right angle transition regions are characterized by good fidelity in the corner areas.

A set of nine metrology marks were also included in the pattern, in order to determine image placement. An LMS IPRO II metrology system was used to read the nine marks. The 3 sigma variation in x and y, was extremely low: 1.6 nm and 2.6 nm, respectively. For future templates, a larger set of marks will be measured in an attempt to verify these results.

# b. Imprint Results

The template was used to imprint the device on 300 mm wafers. The resulting imprints are shown in Figure 5. Figure 5a depicts a low magnification image of the gate layer. All patterns were clearly resolved, including both the 38 nm half pitch lines and the right angle transition regions. Figure 5b shows a larger magnification of the same region. 30 degree tilted views show the resolution of both regions described above. The 38 nm lines have a profile close to 90 degrees, and there is very little line width roughness observed. A SIMAGIS calculation of the features in Figure 5c yields a CD of 39.6 nm and LWR of only 3.7 nm, 3σ. Figure 5d depicts a magnified view of the well defined corner regions. SIMAGIS software was also used to measure in field CD uniformity. Eighteen locations were measured in the core area. Each location used eleven lines to determine CD. As a result a total of 198 lines were measured. The mean CD was 41.9 nm with a three sigma variation of 2.13 nm. LWR was 3.56 nm, 3σ.






Figure 5. Imprinted 38 nm half pitch lines are resolved and feature fidelity is excellent in the transition regions.

Field-to-field and wafer-to-wafer uniformity was measured using an AMAT CD SEM. Nine measurements were made per repeating device core, for a total count of 18 measurements per field. Three fields were measured per wafer across a four wafer set (See Figure 6). The field-to-field  $3\sigma$  variation was only 3.17 nm and corresponding wafer-to-wafer variation was only 0.51 nm (less than measurement repeatability of the CD SEM (~ 1 nm)). The average LWR and LER values were 3.76 nm and 2.39 nm, respectively.



18 measurements/field 3 fields/wafer 4 wafer set



Within Field 3 sigma: 3.17 nm
Within Wafer 3 sigma: 3.62 nm
Wafer-to-Wafer 3 sigma: 0.51 nm
LWR = 3.76 nm

LWR = 3.76 nm LER = 2.39 nm

Figure 6. In order to determine field-to-field and wafer-to-wafer variations, 18 measurements were made within a field, at three field locations (marked with an "X" in the figure), across a four wafer set.

#### c. 32 nm Test Patterns: Template Fabrication

To determine best resolution, a second plate was written with patterns as shown in Figure 7. In addition to more conventional line/space and hole arrays, Metall-like and CMOS test array patterns were included and are depicted in the bottom of the figure. Minimum half pitch for most patterns was 32 nm, and for the case of lines and holes, 28 nm half pitch features were also included.

The results for both lines and holes are shown in Figure 8. The SEM images depict clear resolution of the 32 nm patterns. Uniformity, shown on the bottom half of the figure was also mapped across a 20 mm x 20 mm area. Three sigma values of 3.22 nm and 4.29 nm were obtained for lines and holes, respectively.




Figure 7. A schematic illustration of a test pattern used to determine resolution of VSB pattern generators. Typical minimum feature size was 32 nm for several pattern types.




Figure 8. Results from an imprint mask, after the fused silica etch. Lines and holes were clearly resolved at half pitches of 32 nm. CD uniformity for the lines and holes was 3.22 nm and 4.29 nm  $(3\sigma)$ , respectively.

# d. 32 nm Test Patterns: Imprint Results

The template was used to imprint on 200mm wafers, and the initial results are quite promising. Pictured in Figure 9 are several different 32 nm patterns. It should also be noted that in some cases the 28 nm half pitch lines were resolved. The process window appears small however for 28 nm, and e-beam resist exposure conditions will need to be optimized. Further studies are also required to better understand the process window and CD uniformity for all feature types and sizes.




Figure 9. Imprint results for several 32 nm patterns: a) lines, b) holes, c) Metall, and d) CMOS test pattern. In some cases, the 28 nm half pitch lines (not pictured) were also resolved.

#### 4. Conclusion

Previous results in fabricating imprint masks using variable shape beam generators were limited in resolution, primarily through the use of fast chemically amplified resists. By applying a high resolution ZEP520A resist process, a 38 nm half pitch NAND Flash gate level template was successfully fabricated. Resolution, CD uniformity, and image placement were excellent across the full field. Mix and Match tests (not shown in this paper) demonstrated overlay better than 30 nm, 3 sigma. Further exposures have row demonstrated the ability to extend the process to dimensions of 32 nm. Next steps include further improvements in both resolution and overlay in order to address 22 nm half pitch circuitry.

# SBU Device Design, Fabrication and Test

The work plan called for the following device, design and test activities:

- 1b. Design of the CMOL-like level
- 5q. CMOL wafer preparation

A key issue of hybrid circuit development is the improvement and scaling of the crosspoint devices with the functionality of programmable diodes (Fig. 1b). Devices of this type have been demonstrated using several structures, notably including amorphous metal-oxide films, relatively thick organic films (both with and without embedded metallic clusters), self-assembled molecular monolayers, and thin chalcogenide and crystalline perovskite layers [20-25]. However, the device bistability mechanisms are not yet clear, though for the (currently, most reproducible) metal-oxide devices (Fig. 10a) the mechanism is probably the single-electron trapping in localized states.




Fig. 10. (a) A typical dc *I-V* curve of a metal-oxide junction and (b, c) the band-edge diagrams of the structure in (b) OFF and (c) ON states, explaining the possible origin of its bistability.

#### (i) Bistable device fabrication and testing.

The goal of this work had been to explore various routes to reproducible fabrication of two-terminal crosspoint devices, with the desired latching switch functionality (resistive bistability), and recycling endurance, using inexpensive metal-oxide-metal (M-Ox-M) junctions.

We have fabricated and characterized numerous ( $\sim$ 500) devices from 10 wafers with M-Ox-M junctions based on the three metal oxides which seemed most promising from literature data: CuO<sub>x</sub>, NbO<sub>x</sub> and TiO<sub>x</sub>. Metallic base films have been deposited by either dc sputtering or e-beam evaporation. In the latter case, the wafer were then transferred in the sputtering system for cleaning/oxidation and counterelectrode and contact metal deposition. The subsequent patterning has been done with UV lithography

and reactive ion etching. After the fabrication, samples electrically characterized both "as is" and after additional rapid thermal post-annealing (RTA). Table 1 lists major parameters of these wafers.

Table 1

Interlayer material	Wafer	Oxidation	Power (W)	O <sub>2</sub> Pressure (mTorr)	Time (min)	Rapid thermal annealing param eters
	VJCuOx3	Thermal		100,000	40	n/a
Copper	VJCuOx4	Thermal		100,000	40	400°C, 180s
oxide	VJCuOx5	Plasma	10	15	10	200 to 300℃, 20 to 30s
	VJCuOx6	Plasma	50	15	10	400°C, 30s
	VJCuOx7	Plasma	100	15	10	400 to 800℃, 30 to 180s
	VJNbOx1	Thermal		100,000	40	400°C, 30s
Niobium	VJNbOx2	Plasma	10	15	10	400°C, 30s
oxide	VJNbOx3	Plasma	10	15	10	400 to 600℃, 30 to 180s
Titanium oxide	VJTiOx1	Thermal		100,000	40	400°C, 30s
	VJTiOx2	Plasma	50	15	10	400 to 800℃, 30s

The results of device property measurement may be summarized as follows:

1. In order to observe the desired bistability effect (illustrated on Fig. 11), junction "formation" process with current "compliance" (restriction), at a level between  $10^{-4}$  and  $10^{-2}$  A, is necessary.




Fig. 11. A typical *I-V* curve of a M-Ox-M junction, showing the resistive bistability ("memory") effect.

- 2. Using that formation procedure, the bistability effect may be obtained in junctions from most fabricated wafers, though thermal oxidation provides much lower yield of bistable devices.
- 3. After moderate RTA, some plasma-oxide wafers have up to 50% of junctions which showing repeatable switching between two stable states, with endurance ranging from 5 to 1000 cycles (see, e.g., Fig. 12).




Fig. 12. Endurance testing of a bistable junction using a series of volt each positive and negative voltage pulses.

Our hopes are to improve these results significantly during the anticipated Phase 2 of the STTR project.

# (ii) Interface development.

We have carried out a preliminary design of the CMOS chips which will be used for the CMOS/nanodevice interface fabrication, and are in the process of its discussion with the planned chip manufacturer (MOSIS, Inc.). We are presently in the process of negotiations with MOSIS concerning the removal of polyimide passivation which presents significant problems for CMP planarization.

# References:

- [1] S. Sze, Physics of Semiconductor Devices, 2nd ed. (Wiley, New York, 1981).
- [2] Y. P. Tsividis, Operation and Modeling of the MOS Transistor (McGraw Hill, New York, 1987).
- [3] R. F. Pierret, Semiconductor Device Fundamentals (Addison-Wesley, Reading, MA, 1996).
- [4] S. Dmitrijev, Understanding Semiconductor Devices (Oxford Univ. Press, New York, 2000).
- [5] H. Kawaura, T. Sakamoto, T. Baba, Y. Ochiai, J. Fujita, and J. Sone, IEEE Trans. on Electron Dev. 47 (2000) 856-859.
- [6] H. Kawaura, T. Sakamoto, and T. Baba, Appl. Phys. Lett. 76 (2000) 3810-3812.
- [7] F. Balestra, S. Cristoloveanu, M. Benachir, and T. Elewa, IEEE Electron Dev. Lett. 8 (1987) 410-412.
- [8] D. Hisamoto, T. Kaga, and E. Takeda, IEEE Trans. on Electron. Dev. 38 (1991)1419-1424.
- [9] H. Takato et al., IEEE Trans. on Electron Dev. 38 (1991) 573-577.
- [10] S. Kubatkin, A. Danilov, M. Hjort, J. Cornil, J. L. Bredas, N. Stuhr-Hansen, P. Hedegart, and T. Bjornholm, *Nature* 425, 698 (2003).
- [11] K. K. Likharev and D. B. Strukov, "CMOL: Devices, circuits, and architectures," in *Introducing Molecular Electronics*, G. Cuniberti *et al.* (eds.) Berlin: Springer, 2005, pp. 447–478.
- [12] A. DeHon and K. Likharev, "Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation," in *ICCAD-2005*, IEEE Press, 2005, pp. 375–382.
- [13] T. Bailey, B. J. Choi, M. Colburn, M. Meissl, S. Shaya. J. G. Ekerdt, S. V. Sreenivasan, and C. G. Willson, J. Vac. Sci. Technol. B 18(6), 3572 (2000).
- [14] D. J. Resnick, W. J. Dauksher, D. P. Mancini, K. J. Nordquist, E. S. Ainley, K. A. Gehoski, J. H. Baker, T. C. Bailey, B. J. Choi, S. C. Johnson, S. V. Sreenivasan, J. G. Ekerdt, C. G. Willson, Proc. SPIE Vol. 4688, p. 205-213, 2002.
- [15] S. V. Sreenivasan, P. Schumaker, I. MaMackin and J. Choi, "Nano-Scale Mechanics of Drop-On-Demand UV Nanoimprint Lithography," 5<sup>th</sup> International Conference on Nanoimprint and Nanoprint Technology, Nov 2006.
- [16] L. Jeff Myron, E. Thompson, I. McMackin, D. J. Resnick, T. Kitamura, T. Hasebe, S. Nakazawa, T. Tokumoto, E. Ainley, K. Nordquist, and W. J. Dauksher, Proc. SPIE 6151, (2006).
- [17] M. Colburn, T. Bailey, B. J. Choi, J. G. Ekerdt, S. V. Sreenivasan, Solid State Technology, 67, June 2001.
- [18] N. Khusnatdinov, G. M. Schmid, C. B. Brooks, D. LaBrake, D. J. Resnick, M. W. Hart, K. Gopalakrishnan, R. Shenoy, R. Jih, Y. Zhang, E. Sikorski, M. B. Rothwell, J. Owens and A. Ford, Microlectronic Engineering, in Press.
- [19] S. Yoshitake, H. Sunaoshi, K. Yasui, H. Kobayashi, T. Sato, O. Nagarekawa, E. Thompson, G. Schmid, and D. J. Resnick, Proc. SPIE 6730, 67300E (2007).
- [20] S. Seo, M. J. Lee, D. H. Seo, E. J. Jeoung, D.-S. Suh, Y. S. Young, I. K. Yoo, I. R. Hwang, S. H. Kim, I. S. Byun, J.-S. Kim, J. S. Choi, and B. H. Park, *Appl. Phys. Lett.* 85, 5655 (2004).
- [21] L. P. Ma, J. Liu, and Y. Yang, *Appl. Phys. Lett.* **80**, 2997 (2002).
- [22] R. Sezi, A. Walter, R. Engl, A. Maltenberger, J. Schumann, M. Kund, and C. Dehm, in *IEDM'03 Tech. Digest*, 10.2.1 (2003).
- [23] C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S. Williams, and J. R. Heath, *Science* 285, 391 (1999).
- [24] Y-C. Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and C-Y. Lu, "An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device," in *IEDM'03 Tech. Digest*, 37.4.1 (2003).
- [25] A. Beck, J. G. Bednorz, Ch. Gerber, C. Rossel and D. Widmer, Appl. Phys. Lett. 77, 139 (2000).

# Program Personnel

#### **SBU**

Prof. Konstantin K. Likharev, subcontract PI Prof. James E. Lukens Res. Ass. Prof. Vijay Patel Zhongkui Tan, PhD student

# **Molecular Imprints**

Dr. Douglas J. Resnick, contract PI Dr. S. V. Sreenivasan

# **Publications**

- (i) K. K. Likharev, "Resistive and Hybrid CMOS/Nanodevice Memories". In: J. E. Brewer and M. Gill (eds.), *Nonvolatile Memory Technologies with Emphasis on Flash*, Wiley, Hoboken, NJ, pp. 696-703 (2008).
- (ii) K. K. Likharev, "CMOL and Cousins: Hybrid CMOS/nano Circuit FAQs". Accepted for publication in *Proc. CODES-ISSS* (2008).
- (iii) K. K. Likharev, "Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges". Submitted for publication in: R. Waser (ed.), *Nanoelectronics and Information Technology*, 3<sup>rd</sup> ed., Wiley-VCH, (2008).
- (iv) K. Selinidis, E. Thompson, G. Schmid, N. Stacey, J. Perez, J. Maltabes, S. V. Sreenivasan, D. J. Resnick, A. Fujii, Y. Sakai, S. Sasaki, N. Hayashi, submitted to J. Vac. Sci. Technol B. for publication.